SMT-COMP

The International Satisfiability Modulo Theories (SMT) Competition.

GitHub

Home
Introduction
Benchmark Submission
Publications
SMT-LIB
Previous Editions

SMT-COMP 2023

Rules
Benchmarks
Specs
Model Validation Track
Proof Exhibition Track
Parallel & Cloud Tracks
Participants
Results
Statistics
Comparisons
Slides

AUFDTNIRA (Unsat Core Track)

Competition results for the AUFDTNIRA logic in the Unsat Core Track.

Page generated on 2023-07-06 16:05:43 +0000

Benchmarks: 618
Time Limit: 1200 seconds
Memory Limit: 60 GB

Winners

Sequential PerformanceParallel Performance
cvc5cvc5

Sequential Performance

Solver Error Score Correct Score CPU Time Score Wall Time ScoreTimeout Memout
2020-CVC4-ucn 0 29672 50.077 50.0291 0
cvc5 0 29409 49.854 49.6062 0
Vampire 0 2226 447.731 115.820 0

Parallel Performance

Solver Error Score Correct ScoreCPU Time ScoreWall Time ScoreTimeout Memout
2020-CVC4-ucn 0 2967250.07750.0291 0
cvc5 0 2940949.85449.6062 0
Vampire 0 2226447.731115.812 0

n Non-competing.
N/A: Benchmarks not known to be SAT/UNSAT, respectively.