SMT-COMP

The International Satisfiability Modulo Theories (SMT) Competition.

GitHub

Home
Introduction
Benchmark Submission
Publications
SMT-LIB
Previous Editions

SMT-COMP 2021

Rules
Benchmarks
Tools
Specs
Parallel & Cloud Tracks
Participants
Results
Slides

UFDTNIRA (Parallel Track)

Competition results for the UFDTNIRA logic in the Parallel Track.

Page generated on 2021-07-18 17:32:11 +0000

Benchmarks: 17
Time Limit: 1200 seconds
Memory Limit: N/A GB

This track is experimental. Solvers are only ranked by performance, but no winner is selected.

Parallel Performance

Solver Error Score Correct ScoreWall Time ScoreSolvedSolved SATSolved UNSATUnsolvedTimeout Memout
cvc5-gg 0 23.936202150 0
Vampire 0 020400.00001717 0

SAT Performance

Solver Error Score Correct ScoreWall Time ScoreSolvedSolved SATSolved UNSATUnsolvedN/ATimeout Memout
cvc5-gg 0 00.00000170 0
Vampire 0 00.000001717 0

UNSAT Performance

Solver Error Score Correct ScoreWall Time ScoreSolvedSolved SATSolved UNSATUnsolvedN/ATimeout Memout
cvc5-gg 0 23.9362020150 0
Vampire 0 02400.000021517 0

24 seconds Performance

Solver Error Score Correct ScoreWall Time ScoreSolvedSolved SATSolved UNSATUnsolvedTimeout Memout
cvc5-gg 0 23.936202150 0
Vampire 0 0408.00001717 0

n Non-competing.
N/A: Benchmarks not known to be SAT/UNSAT, respectively.