SMT-COMP

The International Satisfiability Modulo Theories (SMT) Competition.

GitHub

Home
Introduction
Benchmark Submission
Publications
SMT-LIB
Previous Editions

SMT-COMP 2021

Rules
Benchmarks
Tools
Specs
Parallel & Cloud Tracks
Participants
Results
Slides

UFDTLIRA (Unsat Core Track)

Competition results for the UFDTLIRA logic in the Unsat Core Track.

Page generated on 2021-07-18 17:31:25 +0000

Benchmarks: 2839
Time Limit: 1200 seconds
Memory Limit: 60 GB

Winners

Sequential PerformanceParallel Performance
cvc5-uccvc5-uc

Sequential Performance

Solver Error Score Correct Score CPU Time Score Wall Time ScoreTimeout Memout
2020-CVC4-ucn 0 76554 141.963 147.2040 0
cvc5-uc 0 76484 148.685 149.2020 0
Vampire 0 17066 265944.439 107811.58138 0

Parallel Performance

Solver Error Score Correct ScoreCPU Time ScoreWall Time ScoreTimeout Memout
2020-CVC4-ucn 0 76554141.963147.2040 0
cvc5-uc 0 76484148.685149.2020 0
Vampire 0 17066276216.299101997.6829 0

n Non-competing.
N/A: Benchmarks not known to be SAT/UNSAT, respectively.