The International Satisfiability Modulo Theories (SMT) Competition.
Home
Introduction
Benchmark Submission
Publications
SMT-LIB
Previous Editions
Competition results for the UFDTLIRA logic in the Parallel Track.
Page generated on 2021-07-18 17:32:11 +0000
Benchmarks: 17 Time Limit: 1200 seconds Memory Limit: N/A GB
This track is experimental. Solvers are only ranked by performance, but no winner is selected.
| Solver | Error Score | Correct Score | Wall Time Score | Solved | Solved SAT | Solved UNSAT | Unsolved | Timeout | Memout |
|---|---|---|---|---|---|---|---|---|---|
| cvc5-gg | 0 | 17 | 33.562 | 17 | 0 | 17 | 0 | 0 | 0 |
| Vampire | 0 | 1 | 19281.932 | 1 | 0 | 1 | 16 | 16 | 0 |
| Solver | Error Score | Correct Score | Wall Time Score | Solved | Solved SAT | Solved UNSAT | Unsolved | N/A | Timeout | Memout |
|---|---|---|---|---|---|---|---|---|---|---|
| cvc5-gg | 0 | 0 | 0.0 | 0 | 0 | 0 | 0 | 17 | 0 | 0 |
| Vampire | 0 | 0 | 0.0 | 0 | 0 | 0 | 0 | 17 | 16 | 0 |
| Solver | Error Score | Correct Score | Wall Time Score | Solved | Solved SAT | Solved UNSAT | Unsolved | N/A | Timeout | Memout |
|---|---|---|---|---|---|---|---|---|---|---|
| cvc5-gg | 0 | 17 | 33.562 | 17 | 0 | 17 | 0 | 0 | 0 | 0 |
| Vampire | 0 | 1 | 19281.932 | 1 | 0 | 1 | 16 | 0 | 16 | 0 |
| Solver | Error Score | Correct Score | Wall Time Score | Solved | Solved SAT | Solved UNSAT | Unsolved | Timeout | Memout |
|---|---|---|---|---|---|---|---|---|---|
| cvc5-gg | 0 | 17 | 33.562 | 17 | 0 | 17 | 0 | 0 | 0 |
| Vampire | 0 | 0 | 408.0 | 0 | 0 | 0 | 17 | 17 | 0 |
n Non-competing.
N/A: Benchmarks not known to be SAT/UNSAT, respectively.