SMT-COMP

The International Satisfiability Modulo Theories (SMT) Competition.

GitHub

Home
Introduction
Benchmark Submission
Publications
SMT-LIB
Previous Editions

SMT-COMP 2017

Rules
Benchmarks
Tools
Specs
Participants
Results
Slides
Report

UFIDL (Main Track)

Competition results for the UFIDL division as of Fri Jul 21 10:18:02 GMT

Benchmarks in this division: 68
Time Limit: 1200s

Winners

Sequential Performance Parallel Performance
CVC4 CVC4

Result table1

Sequential Performance

Solver Error Score Correct Score CPU Time Unsolved
CVC4 0.000 59.318 179.648 8
vampire 4.2 0.000 47.792 356.664 13
veriT 0.000 47.792 276.626 13
z3-4.5.0n 0.000 55.520 166.300 9

Parallel Performance

Solver Error Score Correct Score CPU Score WALL Score Unsolved
CVC4 0.000 59.318 179.648 187.127 8
vampire 4.2 0.000 47.792 1112.918 284.660 13
veriT 0.000 47.792 277.685 276.678 13
z3-4.5.0n 0.000 55.520 166.301 166.324 9

n. Non-competing.

1. Scores are computed according to Section 7 of the rules.