SMT-COMP

The International Satisfiability Modulo Theories (SMT) Competition.

GitHub

Home
Introduction
Benchmark Submission
Publications
SMT-LIB
Previous Editions

SMT-COMP 2017

Rules
Benchmarks
Tools
Specs
Participants
Results
Slides
Report

QF_UFIDL (Main Track)

Competition results for the QF_UFIDL division as of Fri Jul 21 10:18:02 GMT

Benchmarks in this division: 428
Time Limit: 1200s

Winners

Sequential Performance Parallel Performance
Yices2 Yices2

Result table1

Sequential Performance

Solver Error Score Correct Score CPU Time Unsolved
CVC4 0.000 399.400 116.069 31
SMTInterpol 0.000 419.420 44.529 22
Yices2 0.000 426.052 7.404 2
veriT 0.000 404.878 74.176 32
z3-4.5.0n 0.000 426.052 9.024 2

Parallel Performance

Solver Error Score Correct Score CPU Score WALL Score Unsolved
CVC4 0.000 399.400 116.069 116.289 31
SMTInterpol 0.000 419.420 45.061 40.364 22
Yices2 0.000 426.052 7.404 7.454 2
veriT 0.000 404.878 74.177 74.460 32
z3-4.5.0n 0.000 426.052 9.024 9.032 2

n. Non-competing.

1. Scores are computed according to Section 7 of the rules.