The International Satisfiability Modulo Theories (SMT) Competition.
Home
Introduction
Benchmark Submission
Publications
SMT-LIB
Previous Editions
Competition results for the AUFLIA division as of Thu Jul 7 07:24:34 GMT
Benchmarks in this division: 4
Time Limit: 1200s
Sequential Performance | Parallel Performance |
---|---|
CVC4 | CVC4 |
Solver | Error Score | Correct Score | avg. CPU time | </thead>||
---|---|---|---|---|---|
CVC4 | 0.000 | 3.000 | 612.439 | ||
vampire_smt_4.1 | 0.000 | 2.000 | 502.481 | ||
vampire_smt_4.1_parallel | 0.000 | 2.000 | 1200.034 | ||
veriT-dev | 0.000 | 2.000 | 1202.565 | ||
z3n | 0.000 | 2.000 | 1200.018 |
Solver | Error Score | Correct Score | avg. CPU time | avg. WALL time | Unsolved |
---|---|---|---|---|---|
CVC4 | 0.000 | 3.000 | 612.439 | 615.148 | 1 |
vampire_smt_4.1 | 0.000 | 2.000 | 502.481 | 500.083 | 2 |
vampire_smt_4.1_parallel | 0.000 | 2.000 | 2004.019 | 513.476 | 2 |
veriT-dev | 0.000 | 2.000 | 1248.117 | 1202.568 | 2 |
z3n | 0.000 | 2.000 | 1200.643 | 1200.027 | 2 |