SMT-COMP

The International Satisfiability Modulo Theories (SMT) Competition.

GitHub

Home
Introduction
Benchmark Submission
Publications
SMT-LIB
Previous Editions

SMT-COMP 2015

Rules
Benchmarks
Tools
Specs
Participants
Results
Slides
Report

QF_RDL (Main Track)

Competition results for the QF_RDL division as of Fri Oct 30 12:49:29 GMT

Competition benchmarks = 220
Competition industrial benchmarks = 145

The winners for this division are:

Sequential Performance

Sequential Performance Sequential Performance (industrial) Parallel Performance Parallel Performance (industrial)
Yices Yices Yices Yices

Division COMPLETE

Sequential Performance

SolverErrors Corrects CPU
CVC4 0 213 24834.09
CVC4 (exp) 0 213 24816.81
SMTInterpol 0 200 66974.47
Yices 0 220 5164.95
z3n 0 214 22949.24
veriT 0 214 23280.40

Sequential Performance (industrial)

SolverErrors Corrects CPU
CVC4 0 145 4559.04
CVC4 (exp) 0 145 4560.38
SMTInterpol 0 133 42476.52
Yices 0 145 1148.44
z3n 0 145 2332.36
veriT 0 143 8849.07

Parallel Performance

SolverErrors Corrects CPU WALL
CVC4 0 213 24840.87 24831.88
CVC4 (exp) 0 213 24823.39 24814.80
SMTInterpol 0 202 72904.93 63627.01
Yices 0 220 5164.95 5158.67
z3n 0 214 22955.60 22946.12
veriT 0 214 23285.95 23278.04

Parallel Performance (industrial)

SolverErrors Corrects CPU WALL
CVC4 0 145 4559.04 4557.83
CVC4 (exp) 0 145 4560.38 4559.41
SMTInterpol 0 134 43947.94 40642.15
Yices 0 145 1148.44 1143.56
z3n 0 145 2332.36 2331.62
veriT 0 143 8850.42 8848.13

Other Information

Solver Not Solved Remaining
CVC4 7 0
CVC4 (exp) 7 0
SMTInterpol 18 0
Yices 0 0
z3n 6 0
veriT 6 0

n. Non-competitive.