The International Satisfiability Modulo Theories (SMT) Competition.
Home
Introduction
Benchmark Submission
Publications
SMT-LIB
Previous Editions
Competition results for the LRA division as of Fri Oct 30 12:49:29 GMT
Competition benchmarks = 339
Competition industrial benchmarks = 261
| Sequential Performance | Sequential Performance (industrial) | Parallel Performance | Parallel Performance (industrial) |
|---|---|---|---|
| CVC4 (exp) | CVC4 | CVC4 (exp) | CVC4 (exp) |
| Solver | Errors | Corrects | CPU |
|---|---|---|---|
| CVC3 | 0 | 269 | 3887.79 |
| CVC4 | 0 | 337 | 6566.61 |
| CVC4 (exp) | 0 | 339 | 1154.86 |
| z3n | 0 | 335 | 10439.30 |
| veriT | 0 | 73 | 30361.98 |
| Solver | Errors | Corrects | CPU |
|---|---|---|---|
| CVC3 | 0 | 239 | 4.25 |
| CVC4 | 0 | 261 | 1.99 |
| CVC4 (exp) | 0 | 261 | 2.00 |
| z3n | 0 | 261 | 8.04 |
| veriT | 0 | 66 | 0.52 |
| Solver | Errors | Corrects | CPU | WALL |
|---|---|---|---|---|
| CVC3 | 0 | 269 | 3889.15 | 3888.27 |
| CVC4 | 0 | 337 | 6568.05 | 6567.35 |
| CVC4 (exp) | 0 | 339 | 1154.86 | 1155.59 |
| z3n | 0 | 335 | 10442.83 | 10439.04 |
| veriT | 0 | 73 | 30370.41 | 30365.51 |
| Solver | Errors | Corrects | CPU | WALL |
|---|---|---|---|---|
| CVC3 | 0 | 239 | 4.25 | 4.48 |
| CVC4 | 0 | 261 | 1.99 | 2.75 |
| CVC4 (exp) | 0 | 261 | 2.00 | 2.75 |
| z3n | 0 | 261 | 8.04 | 8.07 |
| veriT | 0 | 66 | 0.52 | 2.28 |
| Solver | Not Solved | Remaining |
|---|---|---|
| CVC3 | 70 | 0 |
| CVC4 | 2 | 0 |
| CVC4 (exp) | 0 | 0 |
| z3n | 4 | 0 |
| veriT | 266 | 0 |
n. Non-competitive.